(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization International Bureau

TAIPO TOMPI

Rec'd PCT/PTO 24 JUN 2005

(43) International Publication Date 6 May 2005 (06.05.2005)

PCT

(10) International Publication Number WO 2005/041292 A1

- (51) International Patent Classification⁷: H01L 21/762, 21/266
- (21) International Application Number:

PCT/JP2004/016188

- (22) International Filing Date: 25 October 2004 (25.10.2004)
- (25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

60/514,379 24 October 2003 (24.10.2003)

- (71) Applicants (for all designated States except US): SONY CORPORATION [JP/JP]; 7-35, Kitashinagawa 6-chome, Shinagawa-ku, Tokyo 1410001 (JP). THE REGENTS OF THE UNIVERSITY OF CALIFORNIA [US/US]; 1111 Franklin Street, 5th Floor, Oakland, CA 946075200 (US).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): KISHIMA, Koichiro [JP/JP]; c/o Sony Corporation, 7-35, Kitashinagawa 6-chome, Shinagawa-ku, Tokyo 1410001 (JP). KOONATH, Prakash [US/US]; 3120 S. Sawtelle Blvd. Apt # 307, Los Angeles, CA 90066 (US).


- (74) Agents: KOIKE, Akira et al.; 11th Floor, Yamato Seimei Bldg., 1-7, Uchisaiwai-cho 1-chome, Chiyoda-ku, Tokyo 1000011 (JP).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: METHOD FOR MANUFACTURING SEMICONDUCTOR SUBSTRATE AND SEMICONDUCTOR SUBSTRATE



(57) Abstract: A semiconductor substrate (100) is acquired by forming a mask with a target thickness on a major surface of a single-crystal silicon substrate, implanting oxygen ions to the major surface at a high temperature, forming a surface protection layer for blocking oxygen on the major surface, performing annealing, and then stripping off the mask and the surface protection layer. A silicon dioxide layer (102) has a first top surface (102a) corresponding to an area where the mask has not existed and having a relatively long distance from the major surface (100a), and a second top surface (102b) corresponding to an area where the mask has existed and having a relatively short distance from the major surface (100a). As this

major surface (100a) is polished by a predetermined quantity, a semiconductor substrate is provided in which only a part of a single-crystal silicon substrate is a SOI substrate.



ROC'd PCT/PTO 24 JUN 2005

10/540720

1

DESCRIPTION

Method for Manufacturing Semiconductor Substrate and Semiconductor Substrate

Technical Field

This invention relates to a method for manufacturing a semiconductor substrate and a semiconductor substrate, and particularly to a method for manufacturing a semiconductor substrate which is a SOI (silicon on insulator) substrate including a SOI layer with partially different thickness and such a semiconductor substrate, and a method for manufacturing a semiconductor substrate in which only a part of a single-crystal silicon substrate is a SOI substrate and such a semiconductor substrate.

This application claims priority of U.S. Preliminary Application No.60/514,379, filed in the U.S. on October 24, 2003, the entirety of which is incorporated by reference herein.

Background Art

Conventionally, in view of improvement in performance efficiency of a transistor, a SOI technique of using a single-crystal silicon layer provided on an insulating layer for forming a semiconductor device has been attracting attention, and for example, many attempts to form a MOSFET (metal oxide semiconductor field-effect transistor) on a SOI substrate have been made.

Types of a MOSFET formed on a SOI substrate are classified into fully depleted SOI (FD SOI) with a relatively thin SOI layer and partially depleted SOI (PD SOI) with a relatively thick SOI layer, depending on the difference in

2

thickness of the SOI layer. Of these types, the fully depleted SOI can suppress the leakage current between the source and drain but its parasitic resistance is increased by the reduced thickness of the SOI layer. Therefore, the fully depleted SOI is suitable for configuration of a logic circuit but not suitable for high-power circuit configuration. On the other hand, the partially depleted SOI has characteristics opposite to those of the fully depleted SOI. Therefore, the partially depleted SOI is suitable for high-power circuit configuration but is not suitable for configuration of a logic circuit. Accordingly, a SOI corresponding to circuit configuration is to be selected.

Recently, because of higher packing density and multi-functionality of semiconductor devices, a circuit including components (electronic devices) suitable for the fully depleted SOI and components suitable for the partially depleted SOI mounted on a single substrate, that is, so-called mixed loading circuit, has been increasingly demanded and development of a hybrid substrate having a SOI layer with partially different thickness has been conducted.

Moreover, for the purpose of reducing power consumption of semiconductor devices, many attempts have been made to mount a CMOS (complementary MOS) transistor or the like, which is a combination of the above-described MOSFETs, on a SOI substrate. Also in such cases, attempts to form a CMOS transistor and a large-capacity memory such as a DRAM (dynamic random access memory) on the same substrate (mixed loading LSI) have been made in order to cope with very high-speed and broadband data transfer. However, since a DRAM is not easily mounted on a SOI substrate because of its structure, fabrication of a partial SOI substrate in which only a part of a single-crystal silicon substrate where a CMOS transistor is mounted is a SOI

3

substrate has been demanded.

In view of such backgrounds, a technique of forming a mask layer on the surface of a single-crystal silicon substrate, then implanting oxygen ions and performing heat treatment, thus manufacturing a SOI substrate having a SOI layer with partially different thickness, has been proposed, for example, in JP-A-2003-124305.

Also, a technique of combining etching and selective epitaxial Si growth (SEG) or the like to form a SOI substrate only at a part of a single-crystal silicon substrate, thus realizing mixed loading of a logic circuit and a DRAM cell, has been disclosed on a web site.

(http://www.toshiba.co.jp/about/press/2002_06/pr_j1201.htm)

Moreover, a technique of forming an ion blocking mask on the surface of a single-crystal silicon substrate and then implanting oxygen ions, thus manufacturing a semiconductor substrate in which a SOI substrate is formed only in an area where the mask has not been present, has been proposed in JP-A-2003-197882.

However, in the technique described in the above-described JP-A-2003-124305, a mask layer is formed, then ion implantation and heat treatment are performed, and the mask layer is removed after that. Therefore, the degree of surface oxidation during the heat treatment varies depending on the presence/absence of the mask layer, raising a problem that flatness of the surface of the semiconductor substrate cannot be maintained.

The technique disclosed on the above-described web site includes a complex process, and it also has a problem that handling of a boundary between a single-crystal silicon layer newly formed by selective epitaxial Si growth and

4

the original silicon dioxide layer and single-crystal silicon layer is complicated.

In the technique described in the above-described JP-A-2003-197882, oxygen ions are implanted only in the area where the mask has not been present. However, when it is assumed that the existence density of silicon atoms in the silicon crystal is 100, the existence density of silicon atoms in the silicon dioxide is 44, and therefore the volume expands to approximately 2.27 times (100/44 times) when the silicon is oxidized into silicon dioxide. Therefore, the technique has a problem that damage such as cracking occurs in the circumferential part of the silicon dioxide layer.

Disclosure of the Invention

In view of the foregoing status of the conventional techniques, it is an object of this invention to provide a method for manufacturing a semiconductor substrate which is a SOI substrate having an SOI layer with partially different thickness and a semiconductor substrate manufactured by the manufacturing method, and a method for manufacturing a semiconductor substrate in which only a part of a single-crystal silicon substrate is a SOI substrate and a semiconductor substrate manufactured by the manufacturing method.

To achieve the above-described object, a method for manufacturing a semiconductor substrate according to this invention is characterized by including a mask forming step of forming a mask on a major surface of a single-crystal silicon substrate, an ion implantation step of implanting oxygen ions to the major surface, a surface protection layer forming step of forming a surface protection layer that blocks oxygen on the major surface, a heat treatment step of forming a silicon dioxide layer in the single-crystal silicon by heat treatment, and a

5

removal step of removing the mask and the surface protection layer from the single-crystal silicon substrate.

In such a method for manufacturing a semiconductor substrate, a semiconductor substrate which is a SOI substrate having a SOI layer with partially different thickness can be manufactured, simply by adding a step of forming a mask and a surface protection layer to a step of preparing an ordinary SOI substrate having a SOI layer with uniform thickness.

A semiconductor substrate according to this invention is manufactured by such a manufacturing method.

Moreover, to achieve the above-described object, a method for manufacturing a semiconductor substrate according to this invention is characterized by including a mask forming step of forming a mask on a major surface of a single-crystal silicon substrate, an ion implantation step of implanting oxygen ions to the major surface, a surface protection layer forming step of forming a surface protection layer that blocks oxygen on the major surface, a heat treatment step of forming a silicon dioxide layer in the single-crystal silicon by heat treatment, a removal step of removing the mask and the surface protection layer, and a polishing step of polishing the major surface by a predetermined quantity, wherein the silicon dioxide layer has such a pattern that its distance from the major surface in an area where the mask has been formed on the major surface is relatively short while its distance from the major surface in an area where the mask has not been formed is relatively long, and the quantity of polishing at the polishing step is equal to the quantity of removal of the silicon dioxide layer formed in the area where the mask has been formed.

In such a method for manufacturing a semiconductor substrate, a

semiconductor substrate in which only a part of a single-crystal silicon substrate is a SOI substrate can be manufactured by manufacturing a SOI substrate having a single-crystal silicon layer with partially different thickness and then polishing its major surface by a predetermined quantity.

A semiconductor substrate according to this invention is manufactured by such a manufacturing method.

The other objects of this invention and specific advantages provided by this invention will be further clarified by the following description of embodiments.

Brief Description of the Drawings

Fig.1 is a sectional view of a semiconductor substrate in a first embodiment.

Figs.2A to 2E are views for explaining a process of manufacturing the semiconductor substrate shown in Fig.1.

Fig.3 is a view showing a photograph of sectional observation of the semiconductor substrate after an actual annealing step.

Fig.4 is a view showing simulation of density distribution of boron elements in the direction of depth in the case where boron ions are implanted.

Fig.5 is a view showing profiles of boron elements after boron ions are implanted under substantially the same conditions as in Fig.3.

Fig.6 is a view showing the result of simulation for different thicknesses of a mask in the case where acceleration energy is 200 keV.

Fig.7 is a view showing the result of simulation for different thicknesses of a mask in the case where acceleration energy is 80 keV.

7

Fig.8 is a sectional view of a semiconductor substrate in a second embodiment.

Figs.9A and 9B are views for explaining a process of manufacturing the semiconductor substrate shown in Fig.8.

Fig.10 is a view for explaining the relation between the position of a silicon dioxide layer and the quantity of polishing.

Figs.11A to 11C are views for explaining a process of manufacturing the semiconductor substrate in the case where the difference in distance from the major surface to the silicon dioxide layer is small.

Fig.12 is a view showing CMOS transistors formed in a SOI part in the semiconductor substrate manufactured by the process of Figs.9A and 9B.

Fig.13 is a view showing a state where the two CMOS transistors shown in Fig.12 are separated by a LOCOS method.

Best Mode for Carrying Out the Invention

Hereinafter, specific embodiments to which this invention is applied will be described in detail with reference to the drawings.

First, Fig.1 shows a sectional view of a semiconductor in a first embodiment. As shown in Fig.1, a semiconductor substrate 100 is formed as a SOI (silicon on insulator) substrate having single-crystal silicon layers 101, 103 having a major surface 100a, and a silicon dioxide layer 102 as an insulating layer formed between the single-crystal silicon layers 101, 103. Of these layers, the silicon dioxide layer 102 has a first top surface 102a at a relatively long distance from the major surface 100a, and a second top surface 102b at a relatively short distance from the major surface 100a.

8

The major part of the semiconductor substrate 100 is formed by the single-crystal silicon layer 101, and the silicon dioxide layer 102 is formed on the single-crystal silicon layer 101. This silicon dioxide layer 102 is formed by a SIMOX (separation by implantation of oxygen) method, that is, by implantation of oxygen ions and annealing. On the silicon dioxide layer 102, the single-crystal silicon layer 103 having the same composition as the single-crystal silicon layer 101 is formed, constituting a SOI layer.

In this semiconductor substrate 100, since the single-crystal silicon layer 103 has a relatively thick area and a relatively thin area, as shown in Fig.1, the relatively thin area of the single-crystal silicon layer 103 can be a fully depleted SOI (FD SOI) and the relatively thick area of the single-crystal silicon layer 103 can be a partially depleted SOI (PD SOI). Therefore, by using this semiconductor substrate 100, it is possible to realize a mixed loading circuit in which a component (electronic device) suitable for the fully depleted SOI and a component suitable for the partially depleted SOI are mounted on a single substrate.

A method for manufacturing the semiconductor substrate 100 shown in Fig.1 will be described with reference to Figs.2A to 2E. In the following description, specific numerical values in an example will be described, too.

First, a mask 111 with a target thickness is formed on the major surface 100a, as shown in Fig.2A. Specifically, a silicon oxide film with a target thickness is formed on the surface of the single-crystal silicon layer 101 by thermal oxidation. Next, a photoresist is applied on the silicon oxide film formed on the major surface 100a, and exposure of a pattern shape by an exposure device and subsequent development are carried out to form a resist

9

pattern. Then, the silicon oxide film except for the area where the resist pattern is formed is removed by wet etching and the photoresist is removed by etching, thus forming the mask 111 made of silicon dioxide. In the example, the thickness of the silicon oxide film formed by thermal oxidation was 58 nm and the mask 111 with a thickness of 58 nm was formed.

Next, oxygen ions are implanted to the major surface 100a at a high temperature, as shown in Fig.2B. In this case, oxygen ions are implanted deeply in the area where the mask 111 does not exist, and in the area where the mask 111 exists, oxygen ions are decelerated by the mask 111 and therefore implanted shallowly. By this process, an oxygen ion implanted layer 104 is formed in the semiconductor substrate 100 and the single-crystal silicon layer 103 is formed in the surface part. In the example, using an ion implantation device, oxygen ions were implanted to the major surface 100a at a temperature of 580°C and with acceleration energy of 150 keV and a dosage of $5.0 \times 10^{17}/\text{cm}^2$, thus forming the oxygen ion implanted layer 104. As the ion implantation device, for example, an ion implantation device (model i2000) made by Ibis Technology Corporation can be used.

Next, a surface protection layer 112 for blocking oxygen is formed on the major surface 100a, as shown in Fig.2C. With the existence of this surface protection layer 112, oxidation of the surface due to a small quantity of oxygen present during the annealing step can be prevented and the atmospheric condition in the annealing step can be relaxed. In the example, using a CVD (chemical vapor deposition) method, a silicon dioxide layer 112a a thickness of 1.5 μ m was formed and a silicon nitride layer 112b with a thickness of 0.2 μ m for blocking oxygen was formed thereon. The two layers of silicon dioxide

10

layer 112a and silicon nitride layer 112b were provided as the surface protection layer 112 in order to relax the stress of the silicon nitride layer 112b by the silicon dioxide layer 112a. That is, the thickness of the silicon dioxide layer 112a may be enough if it can relax the stress of the silicon nitride layer 112b in accordance with the thickness of the silicon nitride layer 112b.

Next, the whole substrate is held in an inert gas containing a small quantity of oxygen and is annealed at approximately 1300°C as shown in Fig.2D. By this process, the oxygen ion implanted layer 104 changes into the silicon dioxide layer 102. In the example, the whole substrate was held in an argon gas containing a small quantity of oxygen and was annealed at 1320°C for 7.5 hours. The elevation rate from 1000°C to 1320°C was 2°C/minute.

Finally, as the mask 111 and the surface protection layer 112 were stripped off, as shown in Fig.2E, the semiconductor substrate 100 of the structure as shown in Fig.1 is provided.

In this embodiment, since the surface protection layer 112 is formed, there is no problem in stripping off the mask 111 and the surface protection layer 112 at the same time. However, in the case where the surface protection layer 112 is not formed, it is preferable to strip off the mask 111 before the annealing step so that the surface oxide film can be uniformly formed during the annealing step.

Fig.3 shows a photograph of sectional observation of the semiconductor substrate 100 after the actual annealing step. In this photograph, observation of the structure of the single-crystal silicon layers 101, 103 and the silicon dioxide layer 102 is enabled by cleaving the semiconductor substrate 100, then drenching its surface in BOE (buffered oxide etcher) for 10 to 20 seconds and etching several nm of the surface oxide film.

11

In this photograph, an area where the single-crystal silicon layer 103 has a relatively large thickness of 0.374 μm is an area where the mask was not formed, and an area where the single-crystal silicon layer 103 has a relatively small thickness of 0.272 μm is an area where the mask was formed. A silicon dioxide layer 121 with a thickness of 0.414 μm formed under the single-crystal silicon layer 101 was formed in advance before manufacturing. From this Fig.3, it can be confirmed that a SOI substrate having a SOI layer with partially different thickness could be manufactured by the above-described process. In this semiconductor substrate 100, the difference in the thickness of the single-crystal silicon layer 103 is approximately 100 nm (0.374 μm – 0.272 μm). This is sufficient for discriminating the fully depleted SOI and the partially depleted SOI.

Since even the boundary surface of the part with different thickness of the single-crystal silicon layer 103 is connected very smoothly, it is easy to handle the semiconductor substrate 100.

Moreover, since the flatness of the major surface 101a is maintained, no polishing step is necessary.

To quantify the ion implantation phenomenon of oxygen ions, the inventors of this invention analyzed the phenomenon using SIMS (secondary ion-microprobe mass spectrometer) and studies the comparison with a semiconductor process simulator Tsuprem-4. As a result, the inventors have discovered that the profile acquired after ion implantation of oxygen ions was substantially equal to the profile acquired by implanting boron ions with approximately 80% of the acceleration energy in the case of oxygen ion implantation.

12

Fig.4 shows a simulation of density distribution of boron elements in the direction of depth in the case where boron ions are implanted with acceleration energy of 120 keV and a dosage of $5.0 \times 10^{17}/\text{cm}^2$ to a single-crystal silicon substrate having a thickness of approximately 600 nm on which a mask of silicon dioxide with a width of 2 μ m and a thickness of 50 nm is formed. In Fig.4, the number of boron elements per unit volume is graphed with a log scale and its dimension is expressed as $\text{ex}(1.0 \times 10^x)/\text{cm}^3$.

As seen from Fig.4, an area where the number of elements is more than 1.0×10^{22} /cm³ is formed near the major surface, but its thickness hardly changes over the whole major surface. The area where the number of elements is more than 1.0×10^{22} /cm³ is substantially coincident with the area where the silicon dioxide layer 102 is formed, shown in Fig.3.

Fig.5 shows a simulation of conditions substantially equal to the conditions (mask thickness of 50 nm, acceleration energy of 150 keV and dosage of $5.0 \times 10^{17}/\text{cm}^2$) for the result shown in Fig.3, that is, the profile of boron elements after ion implantation of boron ions under the conditions of mask thickness of 50 nm, acceleration energy of 120 keV and dosage of $5.0 \times 10^{17}/\text{cm}^2$. Fig.5 shows plotting of density distribution boron elements in the direction of depth in the area where the mask was formed and in the area where the mask was not formed. It is shown that the major surface of the semiconductor substrate 100 is equivalent to a position at a depth of 0 nm and that a position at a negative depth is situated in the mask.

As seen from Fig.5, the presence/absence of the mask changes the depth of implantation of ions but hardly changes the dosage. That is, it can be considered that the mask conditions have little influence on the dosage of oxygen

13

ions implanted into the substrate and only change the depth of implantation.

In the SIMOX method, silicon changes into silicon dioxide because of the existence of the implanted oxygen ions. When it is assumed that the existence density of silicon atoms in the silicon crystal is 100, the existence density of silicon atoms in the silicon dioxide is 44, and therefore the volume expands to approximately 2.27 times (100/44 times) when the silicon is oxidized into silicon dioxide.

In short, the fact that the quantity of implanted oxygen ions is partially different means that volume expansion after annealing becomes partially uneven, making it difficult to maintain the flatness of the surface.

On the contrary, the fact that the flatness of the major surface 100a of the semiconductor substrate 100 is maintained means that substantially the same number of atoms are implanted over the whole major surface 100a in the oxygen ion implantation step, as in the simulation. Moreover, this indicates that the quantity of plastic deformation is extremely small or no plastic deformation has occurred, compared with the case of partially performing ion implantation to partially form a silicon dioxide layer inside, and it can be considered that defective areas on the surface are reduced.

Furthermore, the inventors of this invention acquired knowledge about the thickness of the mask from the simulation and experiment, and discovered the condition to change only the absolute value in the direction of depth while having little influence on the dosage.

As an example, Fig.6 shows the result of simulation for different mask thicknesses in the case where the acceleration energy is 200 keV. As seen from Fig.6, under this condition, the concentration of oxygen on the major surface (0

14

µm) increases when the thickness of the mask is thicker than 200 nm, and the concentration of oxygen on the major surface reaches approximately 50% of the peak when the thickness of the mask is 400 nm. Therefore, it is preferable that the thickness of the mask is less than 400 nm under this condition.

Fig.7 shows the result of simulation for different mask thicknesses in the case where the acceleration energy is 80 keV. As seen from Fig.7, under this condition, the concentration of oxygen on the major surface increases when the thickness of the mask is thicker than 100 nm, and the concentration of oxygen on the major surface reaches approximately 50% of the peak when the thickness of the mask is 150 nm. Therefore, it is preferable that the thickness of the mask is less than 150 nm under this condition.

From the results shown in Figs.6 and 7, the inventors of this invention found it preferable that the thickness Y (nm) of the mask made of silicon dioxide should satisfy the condition of Y/X < 2 with respect to the acceleration energy X (keV).

Next, Fig.8 shows a sectional view of a semiconductor substrate in a second embodiment. As shown in Fig.8, a semiconductor substrate 200 is constituted as a partial SOI substrate having single-crystal silicon layers 201, 203 having a major surface 200a, and a silicon dioxide layer 202 partially formed between the single-crystal silicon layers 201, 203. Of these layers, the silicon dioxide layer 202 is formed surrounding the single-crystal silicon layer 203, with its end part reaching the major surface 200. As a result, the single-crystal silicon layer 203 to be a SOI layer is insulated from the single-crystal silicon layer 201, which is a bulk substrate.

The major part of the substrate 200 is formed by the single-crystal silicon

15

layer 201, and the silicon dioxide layer 202 is partially formed on the single-crystal silicon layer 201. This silicon dioxide layer 202 is formed by the SIMOX method as in the first embodiment. Moreover, the single-crystal silicon layer 203 having the same composition as the single-crystal silicon layer 201 is formed on the silicon dioxide layer 202.

This semiconductor substrate 200 has the SOI substrate area where the silicon dioxide layer 202 exists and the bulk substrate area where the silicon dioxide layer 202 does not exist, as shown in Fig.8. Therefore, By using this semiconductor substrate 200, it is possible to realize a mixed loading LSI having, for example, a CMOS (complementary metal oxide semiconductor) transistor formed on a SOI substrate and a DRAM (dynamic random access memory) formed on a bulk substrate.

A method for manufacturing the semiconductor substrate 200 shown in Fig.8 will be described with reference to Figs.9A and 9B. Since this semiconductor substrate 200 can be manufactured using the semiconductor substrate 100 acquired in the first embodiment, Figs.9A and 9B show only a process after manufacturing a semiconductor substrate similar to that of the first embodiment.

First, as shown in Fig.9A, a semiconductor substrate in which the single-crystal silicon layer 203 to be a SOI layer has a relatively thick area and a relatively thin area is prepared. As described above, this semiconductor substrate can be manufactured by the method described in the first embodiment. In an example, a semiconductor substrate was prepared in which the silicon dioxide layer 202 with a thickness of 100 nm was formed at depths of approximately 0.370 µm to 0.470 µm in an area where a mask was not formed

16

while the silicon dioxide layer 202 with a thickness of 100 nm was formed at depths of approximately 0.160 μ m to 0.260 μ m in an area where a mask was formed.

Next, as shown in Fig.9B, the major surface is polished by a predetermined quantity to acquire the semiconductor substrate 200 of the structure shown in Fig.8. Specifically, polishing is performed so that the silicon dioxide layer 202 formed in the area where the mask has been formed is removed while the single-crystal silicon layer 203 on the silicon dioxide layer 202 formed in the area where the mask has not been formed obtains a desired thickness. The quantity of polishing must be adjusted each time depending on the thickness of the single-crystal silicon layer 203. In the example, polishing was performed to a depth of approximately 320 nm from the major surface, thus removing the silicon dioxide layer 202 formed in the area where the mask had been formed while giving a thickness of approximately 50 nm to the single-crystal silicon layer 203 on the silicon dioxide layer 202 formed in the area where the mask had not been formed.

The relation between the position of the silicon dioxide layer 202 formed by the SIMOX method and the quantity of polishing will now be described with reference to Fig.10. It is assumed that a silicon dioxide layer with a thickness of t1 (= d1b-d1a) is formed at depths of d1a to d1b in an area R1 where a mask has not been formed while a silicon dioxide layer with a thickness of t2 (= d2b-d2a) is formed at depths of d2a to d2b in an area R2 where a mask has been formed. It is preferable that the quantity of polishing in this case is such a quantity that the silicon dioxide layer formed in the area where the mask has been formed is removed, that is, the quantity of polishing that enables polishing

17

to the depth d2b but does not remove the single-crystal silicon layer on the silicon dioxide layer formed in the area where the mask has not been formed. In other words, the quantity of polishing that enables removal of the part above the depth d1a is preferred.

To realize this condition, d1a must be larger than d2b. If d1a is larger than d2b and the difference Gap between them is larger than a desired thickness for the electronic component, it is possible to manufacture the semiconductor substrate 200 in which only a part of the single-crystal silicon substrate is a SOI substrate, by the polishing step alone, as described above.

On the other hand, if d1a is larger than d2b but the difference between them is smaller than a desired thickness for the electronic component, using epitaxial growth or the like after the polishing step enables increase in the thickness of the single-crystal silicon layer on the silicon dioxide layer.

If d1a is smaller than d2b, as shown in Fig.11A, polishing to the part below d2b and above d1b is performed to partially leave the silicon dioxide layer in the area where the mask has not been formed, as shown in Fig.11B. After that, the thickness of the single-crystal silicon layer is increased using epitaxial growth or the like, as shown in Fig.11C. This enables formation of a single-crystal silicon layer 204 to be a SOI layer. While the partial SOI substrate can be manufactured by this process, it is preferable to use the manufacturing method shown in Figs.9A and 9B rather than the manufacturing method shown in Figs.11A to 11C because single-crystal silicon formed on silicon dioxide is often unstable in characteristics compared with single-crystal silicon formed on single-crystal silicon.

As an exemplary application of the semiconductor substrate 200, CMOS

18

transistors formed in the SOI part of the semiconductor substrate 200 manufactured by the method shown in Figs.9A and 9B will be described with reference to Figs.12 and 13.

Since the SOI part of the semiconductor substrate 200 manufactured by the method shown in Figs.9A and 9B is formed in such a manner that the silicon dioxide layer 202, which is an insulator, surrounds the single-crystal silicon layer 203, CMOS transistors 211a, 211b mounted on the SOI substrate are insulated from the single-crystal silicon layer 201, which is a bulk substrate, as shown in Fig.12. Therefore, for example, when a DRAM is mounted on the bulk substrate, the CMOS transistors 211a, 211b and the DRAM are automatically separated and later element separation is not necessary.

Alternatively, it is possible to realize element separation between the CMOS transistors 211a, 211b formed in the SOI part by providing an element separation area 221 using a generally used LOCOS (local oxidation of silicon) method.

It should be understood by those ordinarily skilled in the art that the invention is not limited to the above-described embodiments described with reference to the drawings, but various modifications, alternative constructions or equivalents can be implemented without departing from the scope and spirit of the present invention.

For example, while the silicon oxide film formed by thermally oxidizing single-crystal silicon is used as a mask in the above-described embodiments, other materials such as silicon nitride may be used for the mask because the purpose of the mask is to decelerate oxygen ions. Alternatively, the silicon oxide film may be formed by sputtering instead of thermal oxidation. However,

19

in the embodiments, since the ion implantation step is carried out under a high-temperature condition, it is preferable to form the silicon oxide film by thermal oxidation in view of the contactability with the substrate.

Industrial Applicability

According to this invention as described above, it is possible to manufacture a semiconductor substrate which is a SOI substrate having a SOI layer with partially different thickness, simply by adding a step of forming a mask and a surface protection layer to a step of preparing an ordinary SOI substrate having a SOI layer with a uniform thickness. Therefore, as the semiconductor substrate is manufactured in which an area where the SOI layer is relatively thin is a fully depleted SOI and an area where the SOI layer is relatively thick is a partially depleted SOI, it is possible to realize a mixed loading circuit in which a component (electronic device) suitable for the fully depleted SOI and a component suitable for the partially depleted SOI are mounted on the same substrate.

Moreover, according to this invention as described above, it is possible to manufacture a semiconductor substrate in which only a part of a single-crystal silicon substrate is a SOI substrate, by manufacturing a SOI substrate having a SOI layer with partially different thickness and then polishing its major surface by a predetermined quantity. Therefore, it is possible to realize a mixed loading LSI in which, for example, a CMOS transistor suitable for the SOI substrate and a DRAM suitable for a bulk substrate are mounted on the same substrate.

CLAIMS

- 1. A method for manufacturing a semiconductor substrate characterized by comprising:
- a mask forming step of forming a mask on a major surface of a single-crystal silicon substrate;

an ion implantation step of implanting oxygen ions to the major surface;

- a surface protection layer forming step of forming a surface protection layer that blocks oxygen on the major surface;
- a heat treatment step of forming a silicon dioxide layer in the single-crystal silicon by heat treatment; and
- a removal step of removing the mask and the surface protection layer from the single-crystal silicon substrate.
- 2. The method for manufacturing a semiconductor substrate as claimed in claim 1, characterized in that the silicon dioxide layer has a pattern corresponding to presence/absence of the masks formed on the major surface and thickness of the mask.
- 3. The method for manufacturing a semiconductor substrate as claimed in claim 2, characterized in that the silicon dioxide layer has such a pattern that its distance from the major surface in an area where the mask has been formed is relatively short while its distance from the major surface in an area where the mask has not been formed is relatively long.
- 4. The method for manufacturing a semiconductor substrate as claimed in claim 1, characterized in that the mask is made of silicon dioxide.
- 5. The method for manufacturing a semiconductor substrate as claimed in

claim 4, characterized in that the mask forming step includes a step of forming a silicon oxide film with a desired thickness by thermally oxidizing the single-crystal silicon substrate, and a step of removing a part of the silicon oxide film by etching so that a mask of a desired pattern is formed on the major surface.

- 6. The method for manufacturing a semiconductor substrate as claimed in claim 4, characterized in that when the thickness of the mask is Y (nm) and acceleration energy in the ion implantation step is X (keV), a condition of Y/X < 2 is satisfied.
- 7. The method for manufacturing a semiconductor substrate as claimed in claim 1, characterized in that the step of forming the surface protection layer includes a step of forming a silicon dioxide layer on the major surface, and a step of forming a silicon nitride layer thinner than the silicon dioxide layer, on the silicon dioxide layer.
- 8. A semiconductor substrate manufactured by:
 forming a mask on a major surface of a single-crystal silicon substrate;
 implanting oxygen ions to the major surface;

forming a surface protection layer that blocks oxygen on the major surface;

forming a silicon dioxide layer in the single-crystal silicon by heat treatment; and

removing the mask and the surface protection layer from the single-crystal silicon substrate.

9. The semiconductor substrate as claimed in claim 8, characterized in that the silicon dioxide layer has a pattern corresponding to presence/absence of the

mask formed on the major surface and thickness of the mask.

- 10. The semiconductor substrate as claimed in claim 9, characterized in that the silicon dioxide layer has such a pattern that its distance from the major surface in an area where the mask has been formed is relatively short while its distance from the major surface in an area where the mask has not been formed is relatively long.
- 11. A method for manufacturing a semiconductor substrate characterized by comprising:
- a mask forming step of forming a mask on a major surface of a single-crystal silicon substrate;

an ion implantation step of implanting oxygen ions to the major surface;

- a surface protection layer forming step of forming a surface protection layer that blocks oxygen on the major surface;
- a heat treatment step of forming a silicon dioxide layer in the single-crystal silicon by heat treatment;
 - a removal step of removing the mask and the surface protection layer; and
- a polishing step of polishing the major surface by a predetermined quantity;

wherein the silicon dioxide layer has such a pattern that its distance from the major surface in an area where the mask has been formed on the major surface is relatively short while its distance from the major surface in an area where the mask has not been formed is relatively long, and

the quantity of polishing at the polishing step is equal to the quantity of removal of the silicon dioxide layer formed in the area where the mask has been formed.

23

- 12. The method for manufacturing a semiconductor substrate as claimed in claim 11, characterized in that the quantity of polishing at the polishing step is such a quantity that the silicon dioxide layer formed in the area where the mask has not been formed is not reached.
- 13. The method for manufacturing a semiconductor substrate as claimed in claim 11, characterized by further comprising a step of forming single-crystal silicon on the major surface after polishing the major surface.
- 14. The method for manufacturing a semiconductor substrate as claimed in claim 11, characterized in that the mask is made of silicon dioxide.
- 15. The method for manufacturing a semiconductor substrate as claimed in claim 14, characterized in that the mask forming step includes a step of a step of forming a silicon oxide film with a desired thickness by thermally oxidizing the single-crystal silicon substrate, and a step of removing a part of the silicon oxide film by etching so that a mask of a desired pattern is formed on the major surface.
- 16. The method for manufacturing a semiconductor substrate as claimed in claim 14, characterized in that when the thickness of the mask is Y (nm) and acceleration energy in the ion implantation step is X (keV), a condition of Y/X < 2 is satisfied.
- 17. The method for manufacturing a semiconductor substrate as claimed in claim 11, characterized in that the surface protection layer forming step includes a step of forming a silicon dioxide layer on the major surface, and a step of forming a silicon nitride layer thinner than the silicon dioxide layer, on the silicon dioxide layer.
- 18. A semiconductor substrate manufactured by:

forming a mask on a major surface of a single-crystal silicon substrate; implanting oxygen ions to the major surface;

forming a surface protection layer that blocks oxygen on the major surface;

forming a silicon dioxide layer in the single-crystal silicon by heat treatment;

removing the mask and the surface protection layer; and polishing the major surface by a predetermined quantity;

wherein the silicon dioxide layer has such a pattern that its distance from the major surface in an area where the mask has been formed on the major surface is relatively short while its distance from the major surface in an area where the mask has not been formed is relatively long, and

the quantity of polishing at the polishing step is equal to the quantity of removal of the silicon dioxide layer formed in the area where the mask has been formed.

- 19. The semiconductor substrate as claimed in claim 18, characterized in that the quantity of polishing is such a quantity that the silicon dioxide layer formed in the area where the mask has not been formed is not reached.
- 20. The semiconductor substrate as claimed in claim 18, characterized in that the semiconductor substrate is manufactured by forming single-crystal silicon on the major surface after polishing the major surface.

1/10






FIG.1










FIG.4




FIG.5




FIG.6




FIG.7

8/10






FIG.8









FIG.10



10/10




FIG.12




FIG.13

A. CLASSIFICATION OF SUBJECT MATER IPC 7 H01L21/762 .21/266

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

 $\begin{array}{ll} \mbox{Minimum documentation searched (classification system followed by classification symbols)} \\ \mbox{IPC 7} & \mbox{H01L} \end{array}$

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, PAJ

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	PATENT ABSTRACTS OF JAPAN vol. 2000, no. 15, 6 April 2001 (2001-04-06) -& JP 2000 357665 A (MOTOROLA JAPAN LTD), 26 December 2000 (2000-12-26) paragraph '0005!; figures 1-5 abstract	1,8,11, 18
Y	US 2002/022348 A1 (SATO NOBUHIKO ET AL) 21 February 2002 (2002-02-21) paragraphs '0070!, '0086!, '0177!	1,8,11,

X Further documents are listed in the continuation of box C.	χ Patent family members are listed in annex.
Special categories of cited documents: A* document defining the general state of the art which is not considered to be of particular relevance E* earlier document but published on or after the international filing date L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) O* document referring to an oral disclosure, use, exhibition or other means P* document published prior to the international filing date but later than the priority date claimed	 *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. *&* document member of the same patent family
Date of the actual completion of the international search	Date of malling of the international search report
25 January 2005	31/01/2005
Name and mailing address of the ISA	Authorized officer
European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Kenevey, K

Category °	ation) DOCUMENTS CONSIDERED TO BE RELEVANT Citation of document, with the string of the relevant passages	Relevant to claim No.
Calegory	Cliation of document, with	Neisvan to dam vo.
Y	PATENT ABSTRACTS OF JAPAN vol. 2003, no. 08, 6 August 2003 (2003-08-06) -& JP 2003 124305 A (SHARP CORP), 25 April 2003 (2003-04-25) paragraph '0038!; figure 4 abstract	1,8,11, 18
A	US 2003/104681 A1 (SADANA DEVENDRA KUMAR ET AL) 5 June 2003 (2003-06-05) the whole document	1–20
A	US 5 930 642 A (HAUSE FREDERICK N ET AL) 27 July 1999 (1999-07-27) the whole document	1-20
A	EP 0 966 034 A (CANON KK) 22 December 1999 (1999-12-22) the whole document	1-20
A	US 6 593 173 B1 (ANC MARIA J ET AL) 15 July 2003 (2003-07-15) the whole document	1-20
A	GB 2 183 905 A (PLESSEY CO PLC) 10 June 1987 (1987-06-10) page 1, lines 97-105	5,15

nformation on patent family members

International Application No
Per/JP2004/016188

Patent document cited in search report		Publication date	Patent family Publication date
JP 2000357665	Α	26-12-2000	NONE
US 2002022348	A1	21-02-2002	JP 2000082679 A 21-03-2000
JP 2003124305	Α	25-04 - 2003	NONE
US 2003104681	A1	05-06-2003	US 6333532 B1 25-12-2001
US 5930642	Α	27-07-1999	NONE
EP 0966034	A	22-12-1999	JP 2000077352 A 14-03-2000 EP 0966034 A1 22-12-1999 TW 468278 B 11-12-2001 US 6313014 B1 06-11-2001
US 6593173	B1	15-07-2003	AU 3938302 A 11-06-2002 WO 0245132 A2 06-06-2002
GB 2183905	A	10-06-1987	NONE